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Abstract. This paper explores the idea of the processor as an asynchronous network,
called the micronet,of functionalunits which computeconcurrentlyand communicate
asynchronously. A micronet-based asynchronous processor exposes spatial as well as
temporal concurrency. We analyse the performance of the ‘processor-as-a-network’
by comparingthree schedulingalgorithmsfor exploitingInstructionLevel Parallelism
(ILP). Schedulers for synchronous architectures have relied on deterministic instruc-
tion execution times. In contrast, ILP scheduling in micronet-based architectures is a
challenge as it is less certain in advance when instructions start execution and when
results become available. Performanceresults comparingthe three schedulers are pre-
sented for SPEC95 benchmarks executing on a cycle-accurate model of the micronet
architecture.
1 Introduction
The instruction execution times in a clocked or synchronous processor is ﬁxed at the design
stage. They are expressed in terms of numbers of clock cycles, which is both precise and
deterministic (except, perhaps, in the case of memory instructions with caches), which forms
the basis of compiler optimisations for Instruction Level Parallelism (ILP). In contrast, in
a clock-free, micronet-based, asynchronous architecture [1], the operations proceed at their
own speed which is dependent on the nature of the data, local delays and the availability
of architectural resources. As a result the execution times of instructions would vary, albeit
within a range, in a non-deterministic manner. This poses an interesting problem for an ILP
compiler, which can no longer assume exact and deterministic instruction executiontimes for
the purposes of scheduling and optimisation.
Instruction scheduling for architectures with different types of resources is known to be
NP-hard, and a large body of work exists for clocked processors [2] [3] [4] [5]. This paper
analyses the performance of the ‘processor as a network’, and, in particular, strategies for
ILP scheduling in a micronet-based asynchronous processor (MAP). The PTD scheduler [6]
had previously been proposed for scheduling instructions for architectures with uncertain
latencies. The performance of the PTD scheduler is evaluated against two well-known list
schedulers - the Gibbons-Muchnik (GM) [3] and the Balanced [4] schedulers. In the rest of
this paper: Section 2 describes the architecture of the micronet-based processor; Section 3
presents scheduling strategies for ILP in micronet-based architectures, and the algorithmic
complexity of the PTD scheduler is derived; Section 4 describes the Evaluation Framework
which produced the results presented in Section 5.
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2 Micronet-based Asynchronous Processor (MAP) Architectures
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Figure 1: A MAP datapath
Themicronetisa networkofentitieswhichcomputeconcurrentlyandcommunicateasyn-
chronously, with minimal centralised control. MAP is a family of processors based on the
micronet operational model. The MAP datapath, as shown in Figure 1, is a network of exe-
cution units, such as the Instruction Issue Unit, Control Unit, Register Bank, and functional
units such as the Arithmetic Unit(s) (AU), Logic Unit (LU), Floating Point Unit (FPU) and
the Memory Unit (MU). The 32-bit datapath executes a subset of the MIPS instruction set.
Each execution unit is composed of a Functional Microagent (FM) which executes a spe-
ciﬁc micro-operation, and communicates with other units via Communicating Microagents
(CM), by employing a four-phase handshaking protocol. The Instruction Buffer caches in-
structions for the Instruction Issue Unit, and the Control Unit mediates their operations. On
the issue of an instruction, the appropriate control signals are asserted and the destination
register is locked, and the instruction is considered issued once the signals have been ac-
knowledged. The CMs between the register bank and the X and Y buses communicate to
place the register values, as speciﬁed in the instruction, on the X and Y buses, respectively.
The ALU will operate on the values and the results are placed on the Z-bus and written back
to the destination register, which is then unlocked. In its simplest form, the MAP architecture
does not assume queues for the operands and the results in the execution units.
The issue unit issues one instruction at a time in an in-order manner. It is responsible
for issuing instructions as soon as the operands become ready, i.e., when they are writtenD. K. Arvind and S. Sotelo-Salazar / Scheduling for ILP in the ‘Processor-as-a-Network’         
Latency time Cycle time
Component Type
Minimum Maximum Minimum Maximum
Issue unit (IU) 1.00 2.00 0.50 1.00
Read buses (RF) 2.00 4.00 0.50 1.00
Write buses (RF) 2.00 4.00 0.50 1.00
Arithmetic unit (AU) 4.00 8.50 0.50 1.00
Logical unit (LU) 2.00 7.00 0.50 1.00
Floating point unit (FPU) 6.00 8.00 0.50 1.00
Memory unit (MU) 10.00 20.00 0.50 1.00
Table 1: Latency and Cycles times (in ns) for the architectural components
into the register ﬁle. When the operands are ready, the issue unit inspects if both read buses
and a functional unit of the appropriate type are all available. If this is the case, then the
instruction is issued; otherwise, it is stalled, and the outcome depends on which resources
were unavailable, as described next.
If a functional unit of the appropriate type is unavailable, but the read buses and operands
are, then the instruction will be issued and the operand fetch will proceed normally. It will
stalloncetheoperandsare read, and willremainsountilthefunctionalunitbecomesavailable
to execute the operation.
The second scenario occurs when any of the source operands are not ready (data require-
ment), or the read buses are unavailable (resource requirement). In either case, both the
issue unit and the instruction will remain stalled until the data and resource requirements are
satisﬁed.
Once a functional unit completes its execution, the result is sent to the register as soon as
the Z bus becomes available. Otherwise, the functional unit stalls and remains in a “busy”
state until it can deliver its result to the register.
A register locking scheme is employed to ensure that data coherency is maintained during
the execution of the instruction. Such a scheme guarantees correctness of the data in the
presence of asynchronous accesses to the register ﬁle. In MAP, each register has a lock bit
which when set disables any read or write accesses to that particular register. Since there is
no guarantee as to when a register will be unlocked, the issue unit cannot issue instructions
which are dependent on a locked register, i.e., if there is a RAW or WAW dependency, and
will therefore remain stalled.
Conversely, when the issue unit proceeds to issue an instruction, its destination register
is locked until the functional unit commits the result of the instruction to the register. If a
subsequentinstructionis stalledwaiting on that data, then it willchange statusand issue if the
other conditions are satisﬁed and will in turn lock the destination register of that instruction.
The delay values for the architectural components, as listed in Table 1, capture the range
of latency values for the functional units, together with their cycle times, which is deﬁned as
the delay for components to become ready after completion of an operation. The distribution
of latency times over the interval is determined by the type of functional unit, e.g., the mem-
ory unit has a bimodal distribution which models the cache behaviour - the extreme values
represent cache hits and misses; the distribution of latencies for the arithmetic units is based
on the graph in Figure 4 in [7]; and the distribution is assumed to be uniform in the case of
the Logic Unit.
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2.1 Analysis of the MAP architecture
The MAP architecture, as shown in Figure 1, is a scalar architecture that features a single,
in-order, instruction issue unit, with the results being committed fully out-of-order. Once
instructions are issued, they proceed at their own speed, which is determined by the avail-
ability of data and resources. More than one instructionin ﬂight implies that instructions may
overtake.
The MAP architecture is a hybrid of certain features of VLIW and superscalar classes of
architectures. Like VLIW architectures, the issue unit in the MAP architecture relies on the
compiler to statically determine the schedule of independent instructionsfor execution. Simi-
lar to superscalar architectures, the MAP architecture is required to prevent run-time hazards.
It differs from VLIW architectures in that it does not have to issue a number of independent
instructions or no-operations in lock-step. Instead, the MAP architecture issues instructions
as soon as the resources and data dependencies allow it to, and relies on the compiler to iden-
tify a schedule which minimises the instruction issue stalls and deals instructions at a rapid
enough rate to keep all the functional units busy.
The compiler takes the strain in identifying a schedule which minimises the program
execution time by maximising the instruction level parallelism and minimising stalls either
in the issue unit or the functional units. Unlike a superscalar architecture, dyanamic data-
forwarding is not implemented as this would require the operand fetch stage to be synchro-
nised with the write-back stage. This synchronisation will inevitably slow down the faster
stage, i.e. the fetch stage, when two dependent instructions are fetched and issued in suc-
cession. In such cases this synchronisation will take place whether or not data forwarding
is implemented. However, if instructions are not scheduled one after the other, or if there is
more than one instruction awaiting the result of the ﬁrst instruction, then the write-back stage
of the ﬁrst instruction will be held up unnecessarily.
Once an instruction is issued in a micronet model, i.e. data and resource requirements are
fulﬁlled, then it runs to completion without any synchronisation. Unlike VLIW architectures,
there is no need to include “bubbles” in the schedule which is the case when no-ops are
issued if the compiler cannot identify independent instructions for those time slots, i.e. those
functional units will remain idle for an entire instruction cycle. Micronets have no need to
issue no-ops which do not contribute to the execution of the program; instead, the compiler
for the MAP architecture is required to schedule independent instructions such that the issue
unit does not stall, or stalls minimally if it does.
The following section introduces the scheduling problem for a MAP architecture and the
proposed solutions.
3 Instruction Scheduling for MAP Architectures
For a general, p-functional unit processor, the complexity of the scheduling problem using a
non-preemptive approach is NP-complete (p is assumed to be greater than 2; in the case of p
= 2, the complexity is polynomial, if the functional units are identical and the latencies are all
the same). The problem is NP-hard in the case of a processor with functional units of differ-
ent types and differing latencies. Scheduling hueristics are therefore employed which exploit
domain knowledge to prune this exponentially increasing search space. The list scheduler
uses a priority list of ready instructions. The hueristic will decide the best candidate instruc-
tion to be scheduled next, and when the instruction is removed then all its successors become
available for consideration in the next cycle.
Gibbons and Muchnick [3] is an example of a list scheduler in which the ready instruc-
tions are prioritised on the basis that the candidate instruction will not cause an interlock withD. K. Arvind and S. Sotelo-Salazar / Scheduling for ILP in the ‘Processor-as-a-Network’                
Types of dependencies
Consecutive Separated
instructions by one inst.
True dependency with a load instruction 3 1
True dependency with a branch instruction 2 0
Any other true dependency 1 0
Resource dependency from a memory instruction 1 0
Table 2: Degree of the penalties depending of the type of dependency
.
the previous one, and given a choice, the candidate instruction is more likely to interlock with
instructions after it.
The Balanced scheduler [4] was originallydevised to take account of unpredictable mem-
ory access latencies. It is based on the idea of computing weights for load instructions based
on the number of available independent instructions. These are scheduled, as in a traditional
list scheduler, with independent instructions being distributed behind loads to buffer against
unpredictable memory accesses. This idea is generalised to a MAP architecture in which all
the instructions have unpredictable latencies. The priority for ready instructions is based on a
weighted sum of valuesderived from heuristics tailored to the micronet model. These include
the following: whether the instruction uses the same resources as the previous scheduled one;
the number of immediate successors of the instruction; the length of the longest path from
the instruction to the leaves of the graph; and, the number of source registers which are freed
should the instruction be scheduled, which effectively takes account of register pressure.
The Penalise True Dependence (PTD) scheduler [6] had been proposed as a method for
scheduling instructions for MAP architectures. The essence of the scheduler is to identify
true data and resource dependencies in an instruction schedule and re-order the instructions
where possible, so as to reduce the stalls in the instruction issue unit due to them. The PTD
scheduler calculates a penalty measure which reﬂects the degree of resource contentions
and stalls due to data dependencies. The scheduler moves instructions which would lower
the penalty measure (Table 2 lists the degree of the penalties). The scheduler traverses the
schedule to evaluate optimisations on every instruction that is penalised. In order to reduce
the penalty measure the scheduler must ﬁnd independent and unrelated instructions to place
in between the dependent ones.
The instruction schedule may be visualised as a “horizontal” sequence of instructions
which are executed in order, from left to right. When a penalised instruction is encountered,
then an independent, unrelated instruction is searched on both sides of the offending instruc-
tion, ﬁrst starting on the left, and if unsuccessful, switching to the right of the instruction.
There are two necessary conditions for an instruction to be considered a suitable candidate
for movement ahead of the penalised instruction. Firstly, the instruction in question has to be
independent of the penalised instruction, and secondly, the instruction has to be independent
of all instructions scheduled in between the candidate and the penalised instructions. These
conditions are necessary to preserve the semantics of the code and are known as valid con-
ditions. They allow only valid movement of instructions in which the order of execution is
preserved, but the performance of the outcome of such movementshas to be analysed further.
The safety conditions guarantee that a valid movement is chosen which results in the penalty
measure being reduced.
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Benchmark Total lines GM. Time Bal. Time PTD Time Percen.
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Table 3: Average compilation times (in seconds) of the benchmarks
The main reason for searching candidate instructions starting from the left-hand side of
the penalty is because there is a greater likelihood of ﬁnding one faster. The exit of the basic
block can be seen as a synchronisation point, and may therefore offer fewer options, and
conversely, the entry of the basic block may offer a greater scope for suitable candidates.
The scheduler aims to ﬁrst reduce penalties with the higher delay-costs to the issue unit,
i.e.,reduce the higher penalty values according to Table 2, which corresponds to data depen-
dencies due to loads. The second pass attempts to reduce penalties due to branch instructions
in the basic block, if it ends with such an instruction. And, in the ﬁnal pass, the scheduler
tries to reduce the remaining penalties with a value one.
The complexity of the PTD scheduler is derived to be
"
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,
/
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$
￿
1 (see Section 3.1
for details), where
$ is the number of penalties and
, is the number of instructions in a basic
block, and
& is the distances (in terms of number of instructions) between the penalised and
candidate instructions. The PTD scheduler compares favourably with the other two, as its
complexity is governed by the number of penalties in a basic block (rather than the number
of instructions), and which reduces as the algorithm progresses. In comparison, the number
of iterations is constant in the case of the other two traditional techniques, and is proportional
to the number of instructions in the basic block.
Table 3 gives a comparison of the average compilation times for the three schedulers. It
givesthe average of ﬁve compilationtimes (in seconds) of the schedulingsections in the three
schedulers (this was obtained using the gethrtime function from the time.h standard li-
brary). The last column represents the percentage improvementof the PTD scheduler against
the faster of the other two schedulers. The compilation times are on average 39% faster,
with notable improvements of more than 60% for the fract and m88k benchmarks, and
reaching a peak of 83% in the case of the li benchmark. The standard deviations revealed a
narrow range of variations in the compilation times.
3.1 Algorithmic Complexity of the PTD Scheduler
The structure of the PTD scheduler is different from the GM and Balanced schedulers as the
algorithm is driven by the penalties in the code. The complexity of the PTD scheduler is
derived next.
The while sections in the functions PTD resource phase (Algorithm 1 in Appendix
A), PTD consecutive phase (Algorithm 2) and PTD nonconsecutive phase (Algorithm 3)
traverse the basic block stopping at every penalty. These sections have a complexity of
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1 , where
, is the number of instructions in the basic block, and
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number of penalties. The term,
$
’
&
( , corresponds to the time spent searching for a candi-
date instruction and checking its dependencies when the functions PTD arrange left and
PTD arrange right are called. The term, (
,
/
.
0
$ ), covers the instructions that are not pe-
nalised.
Therepeatloops(lines3-16, 17-30and31-44inAlgorithms1, 2and3, respectively)
ensure that at least one scheduling pass is performed. The repeat sections continue until
there are no reductions in the penalty measure. The number of times these sections are
repeated is denoted by
￿ . Thus, the above term becomes
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+
#
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￿
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(
*
￿
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#
%
,
.
$
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1
7
1 .
However, the parameters
￿ ,
$ and
& are not general. Basic blocks have different number
of penalties (
$ ) of a given type and particular number of retries (
￿ ) for each basic block.
Similarly, penalties have different instruction distances (
& ) when searching for a candidate.
The repeat block is replicated eight times in the three scheduling phases. Therefore,
the complexity of the PTD scheduler is
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￿
#
5
,
.
$
￿
1
*
￿
,
￿
￿
*
￿
,
1 (1)
The terms,
￿
,
￿
￿ and
￿
, , represent the computation of the penalty measure throughout the
three scheduling phases, both inside and outside the repeat sections, respectively.
Equation 1 has a few important simpliﬁcations. Observations of the scheduling process
show that the number of times the repeat sections are looped is not greater than three or
four. Therefore,
￿ can be considered to be a small constant (
￿
￿
￿
￿
￿
￿
￿
￿
￿
)
￿
). Since the search for
candidate instructionsstartfrom the instructionneighbouringthe penalised one, it isexpected
that the search (on either side) does not reach
,
￿
￿
. Furthermore, if the candidate is found
on the left-hand side of the penalised instruction, the search on the right-hand side is not
necessary. Thus, the factor
& can be considered to be:
&
￿
￿
, . As for the term
$ , it is often
the case that there are not as many penalties of the same type as there are instructions, which
results in
$
￿
￿
, .
The upper and lower bounds of Equation 1 are deﬁned by two opposite scenarios. The
upper bound is represented by pure sequential code. It takes place when there are as many
penalties as instructions (
$
￿
￿
, ), and there are no candidates found for all of those penalties
(
&
￿
￿
,
/
.
￿
) and there can only be two retries (
￿
￿
￿
￿
). The upper bound of Equation 1 is
therefore
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1 (2)
However, since the same type of penalty cannot affect more than one repeat section,
only one term is governed by
￿
,
#
%
,
6
.
￿
1
( , while the other seven share the term
￿
, . The
former term dominates, so the equation has an upper bound of
,
￿
￿ . In practice, the upper
bound becomes:
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1 (3)
The lower bound of Equation 1 is represented by a purely independent code. There are
no penalties in this case (
$
￿
￿
￿
￿
￿
￿
￿
&
￿
￿
￿
) and no retries (
￿
￿
￿
￿
). The complexity is therefore
"
+
#
￿
,
1 (4)
The if conditions before the repeat sections avoid any scheduling attempt if there are
no penalties. Only the initial PTD measures take part in the complexity. The lower bound of
the PTD scheduler is therefore of the order of
, .
If all the constants are removed from Equation 1, then the complexity of the PTD sched-
uler becomes
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Table 4: Characteristics of the benchmarks
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Table 5: Breakdown of the benchmarks in terms of instruction types
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In normal conditions, however, the parameters
$ and
& have particular values with respect
to
, . As the algorithm progresses, the number of penalties is reduced, so
$ becomes:
$
￿
￿
, .
Similarly,
& is much smaller than
, (
&
￿
, ), since, in general, the candidate is meant to be
found from a close neighbour. Therefore, as the algorithm progresses in normal conditions,
Equation 1 is found to be of the order of
, .
4 The Evaluation Framework
ThecompilationenvironmentisbasedontheStanfordUniversityIntermediateFormat(SUIF)
compiler [8]. The benchmarks are characterised in Tables 4 and 5, and were derived mainly
from the SPEC95 suite of benchmarks. The MAP architecture was modelled at the instruc-
tion level and simulated is an event-driven stochastic simulator that read and executed as-
sembly language instructions generated by the SUIF compiler. Each instruction is associated
with a number of events that emulate the stages in the micronet datapath for its execution.
The events are created dynamically and their latency depend on the type of instruction and
resource contentions at run-time.
The C benchmark programs are compiled in SUIF. Next, a loader program converts the
resulting assembly code so that global memory references and labels ﬁt into a global ref-
erencing scheme, and the resulting output is fed into the instruction-level simulator of the
micronet architecture for evaluation. The output of this path is considered to be the base
case since the code is not scheduled after code generation. Next the base case is fed into aD. K. Arvind and S. Sotelo-Salazar / Scheduling for ILP in the ‘Processor-as-a-Network’                  
scheduling phase using one of the three schedulers and the output is fed to the simulator as
before. Each result reported in the next section was the average of ﬁve runs.
5 Results
Figures 2 - 5 compare the reduction in the instruction issue stalls for the three schedulers
for processor conﬁgurations consisting of one or more AUs. They represent the percentage
improvement with respect to the base cases, i.e. unscheduled code executing on 1 AU, 2
AU, 3 AU and 4 AU, respectively. The causes of the issue stalls are broken down as due to
general data dependencies (Data), data dependencies due to branch instruction (Branch),
and those due to resource contention for the read buses (Bus), or for a functional unit (Rsc).
The ﬁgures demonstrate that the three schedulers are successful in reducing the issue stalls
due to data dependencies (Data and Branch) - the bars always lie along the positive y-
axis. As the code is optimised, the causes of issue unit stalls shift from data dependencies
to resource contentions (Bus and Rsc), which is to be expected as the functional units and
their buses get busier. As the architecture scales the stalls due to bus contention become less
important; in fact, these stalls are practically negligible in the 4 AU conﬁguration (Figure 5).
The stalls due to contentions for functional units (Rsc) are also reduced as the architec-
ture scales; however, their reduction is not as clear-cut as in the previous case as the scaling
is conﬁned only to arithmetic units. Benchmarks such as li, which have more memory
instructions, cannot take advantage of the larger amount of concurrency in the AU units in
architecture. The fract benchmark has a similar limitation since it contains a large propor-
tion of ﬂoating point instructions (see Table 5). When the fract benchmark was simulated
with four ﬂoating point units (FPU), the average reduction in the issue stalls due to resource
contention went down from -17.91% (1 FPU) to -9.80% (4 FPU), in the case of the PTD
scheduler.
The livermore benchmark is dominated by arithmetic instructions (see Table 5). The
large negative percentages for this benchmark in the case of the 4 AU conﬁguration (see
Figure 5) presents scope for further improvement. This was conﬁrmed for the PTD scheduler
when the benchmark was simulated with a conﬁguration containing 5 AU, and the issue stall
wasreduced from-11.22%(5AU)to-10.18%(4AU)(the remainingstallsare duetomemory
operations only). The go benchmark presents an interesting scaling pattern: for greater than
2 AU, the benchmark suffers a degradation in the data stalls which is mainly due to the
limited parallelism in the benchmark. In contrast, the bus and rsc stalls improve as the
architecture scales. Puzzle is recursive in nature which explains the high number of branch
instructions in Table 5. In the absence of sufﬁcient parallelism in the benchmark the issue
stalls does not improve with an increase in the number of AUs. In contrast, the loop-oriented
benchmarks such as intmm and livermore show signiﬁcant improvement as the number
of AUs are scaled.
A characteristic of the PTD scheduler is that it is more effective in reducing issue stalls
due to resource dependencies than those due to data. This is clearly in evidence in Figure 3
withthecompressbenchmark. BoththeGMandtheBalanced schedulershaveasigniﬁcant
impact on the issue stalls due to data dependencies (data), reducing it by almost 50%. The
PTD scheduler does not exhibit the same increase (almost 40%), but it reduces the stalls due
to resources to around -1%, whereas the other two schedulers manage a less respectable
-10% reduction. In the case of the PTD scheduler, the improvements in the instruction issue
stall due to data dependencies is restrained by the overlapping penalties. In contrast, the PTD
scheduler tackles resource dependencies by applying penalties to consecutive instructions
of the same type when there are not enough functional units of that type. The net result is
that the overall improvement in the issue stall due to PTD compares well with the other two
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issue stalls (4 AU)
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schedulers.
Figures 6 - 9 illustrate the percentage improvement in the program execution times due
to instruction level parallelism for conﬁgurations ranging from 1 to 4 AUs. In each conﬁg-
uration, the improvement is compared against the unscheduled code executing on the same
number of AUs. All the three schedulers beneﬁted from memory disambiguation. The PTD
scheduler consistently outperforms the other two by 4% on average in the 1 AU conﬁgura-
tion. This falls to within 2% as the architecture scales. This effect is due to the overlapping
penalties produced by the PTD scheduler as it optimises the code. They conﬁrm the cor-
relation between the reduction in issue unit stalls and the improvement in overall execution
times, as predicted.
6 Conclusions
This paper has analysed the performance of three ILP schedulers for the ‘processor-as-a-
network’. Instruction scheduling for such an architecture is important in order to exploit
ﬁne-grain temporal and spatial concurrency. The PTD scheduler has addressed the problem
of statically generating efﬁcient instruction schedules for a micronet target with uncertain
instruction latencies. The complexity of the PTD algorithm improves on other well-known
list-based schedulers and performs better than them when resources are constrained and at
least as well when the resources are scaled. In this paper the application of the PTD sched-
uler has been conﬁned to a basic block. It has been demonstrated recently that PTD can be
extended as a global scheduler in conjunction with techniques such as code motion beyond
basic block boundaries to produce better schedules for micronet-based asynchronous archi-
tectures. This is both a feasible and attractive proposition thanks to the efﬁcient compilation
times of the PTD scheduler.
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Appendix A
Algorithm 1: PTD resource phase root Algorithm
1: measure = PTD_measure(root, resource_phase)
2: IF measure > 0 THEN
3: REPEAT
4: node = root
5: last_measure = measure
6: WHILE node ˜= NULL DO
7: IF penalty_resource(node) = 3 THEN {PENALTY: MEMORY INST.}
8: PTD_arrange_left_resource(node)
9: ENDIF
10: IF penalty_resource(node) = 3 THEN {PENALTY: MEMORY INST.}
11: PTD_arrange_right_resource(node)
12: ENDIF
13: node = next(node)
14: ENDWHILE
15: measure = PTD_measure(root, resource_phase)
16: UNTIL measure = last_measure
17: REPEAT
18: node = root
19: last_measure = measure
20: WHILE node ˜= NULL DO
21: IF penalty_resource(node) = 1 THEN {PENALTY: OTHER TYPES}
22: PTD_arrange_left_resource(node)
23: ENDIF
24: IF penalty_resource(node) = 1 THEN {PENALTY: OTHER TYPES}
25: PTD_arrange_right_resource(node)
26: ENDIF
27: node = next(node)
28: ENDWHILE
29: measure = PTD_measure(root, resource_phase)}
30: UNTIL measure = last_measure
31: ENDIF
Algorithm 2: PTD consecutive phase(root) Algorithm
1: measure = PTD_measure(root, first_phase)
2: IF measure > 0
3: REPEAT
4: node = root
5: last_measure = measure
6: WHILE node ˜= NULL DO
7: IF penalty_consecutive(node) = 3 THEN {PENALTY: LOAD INST.}
8: PTD_arrange_left_data(node)
9: ENDIF
10: IF penalty_consecutive(node) = 3 THEN {PENALTY: LOAD INST.}
11: PTD_arrange_right_data(node)
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13: node = next(node)
14: ENDWHILE
15: measure = PTD_measure(root, first_phase)
16: UNTIL measure = last_measure
17: REPEAT
18: node = root
19: last_measure = measure
20: WHILE node ˜= NULL DO
21: IF penalty_consecutive(node) = 2 THEN {PENALTY: BRANCH INST.}
22: PTD_arrange_left_data(node)
23: ENDIF
24: IF penalty_consecutive(node) = 2 THEN {PENALTY: BRANCH INST.}
25: PTD_arrange_right_data(node)
26: ENDIF
27: node = next(node)
28: ENDWHILE
29: measure = PTD_measure(root, first_phase)
30: UNTIL measure = last_measure
31: REPEAT
32: node = root
33: last_measure = measure
34: WHILE node ˜= NULL DO
35: IF penalty_consecutive(node) = 1 THEN {PENALTY: OTHER INST.}
36: PTD_arrange_left_data(node)
37: ENDIF
38: IF penalty_consecutive(node) = 1 THEN {PENALTY: OTHER INST.}
39: PTD_arrange_right_data(node)
40: ENDIF
41: node = next(node)
42: ENDWHILE
43: measure = PTD_measure(root, first_phase)
44: UNTIL measure = last_measure
45: ENDIF
Algorithm 3: PTD nonconsecutive phase(root) Algorithm
1: measure = PTD_measure(root, second_phase)
2: IF measure > 0 THEN
3: REPEAT
4: node = root
5: last_measure = measure
6: WHILE node ˜= NULL DO
7: IF penalty_nonconsecutive(node) = 3 THEN {DISTANCE: 1 INST.}
8: PTD_arrange_left_data(node)
9: ENDIF
10: IF penalty_nonconsecutive(node) = 3 THEN {DISTANCE: 1 INST.}
11: PTD_arrange_right_data(node)
12: ENDIF
13: node = next(node)
14: ENDWHILE
15: measure = PTD_measure(root, second_phase)
16: UNTIL measure = last_measure
17: REPEAT
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18: node = root
19: last_measure = measure
20: WHILE node ˜= NULL DO
21: IF penalty_nonconsecutive(node) = 2 THEN {DISTANCE: 2 INST.}
22: PTD_arrange_left_data(node)
23: ENDIF
24: IF penalty_nonconsecutive(node) = 2 THEN {DISTANCE: 2 INST.}
25: PTD_arrange_right_data(node)
26: ENDIF
27: node = next(node)
28: ENDWHILE
29: measure = PTD_measure(root, second_phase)
30: UNTIL measure = last_measure
31: REPEAT
32: node = root
33: last_measure = measure
34: WHILE node ˜= NULL DO
35: IF penalty_nonconsecutive(node) = 1 THEN {DISTANCE: 3 INST.}
36: PTD_arrange_left_data(node)
37: ENDIF
38: IF penalty_nonconsecutive(node) = 1 THEN {DISTANCE: 3 INST.}
39: PTD_arrange_right_data(node)
40: ENDIF
41: node = next(node)
42: ENDWHILE
43: measure = PTD_measure(root, second_phase)
44: UNTIL measure = last_measure
45: ENDIF